INTRODUCTION
Processing-induced device mismatch causes timeindependent random variations in physical quantities of identically designed devices [I-51. The impact of MOS transistor mismatch becomes more important as dimensions of devices are reduced and the available signal swing decreases [ 13. Mismatch is a fundamental design parameter for precision analog circuit design [2]. As critical blocks in wireless transceivers, mixers are very susceptible to mismatch effects. The double-balanced CMOS mixer [6] [7] , as shown in Fig.] , is a commonly used topology in CMOS integrated receivers for frequency translation of radio-fkquency (RF) carrier signals by converting a localoscillator (LO) and the incoming RF signal into an intermediatefrequency (IF) . Under normal conditions, this mixer produces only odd harmonics at its output io, (t) . In the presence of mismatch, however, the input transistor pair (M1 and h42) introduces second-order intermodulation, which feeds through the cascaded mismatched switch pairs and cause undesirable spectral components at baseband. This is not a critical issue in high IF architectures, because a band pass filter following the mixer can eliminate the spurious signals in baseband. Therefore, in conventional double-conversion (Heterodyne) receivers that convert RF signals into high IFS, mixers are only required to have a high third-order intercept point (IP3) [8] in order to meet system linearity specifications. However, in zero and low IF architectures, the even-order distortion terms are also of particular concern [9]. As the direct-conversion receiver architecture [IO] , in which a zero IF is used, has been attracting attention as a possible solution to a single-chip receiver, mismatch effects in CMOS mixers deserve attention.
Mismatch in a mixer is induced by factors both intrinsic and extrinsic to the transistors. The intrinsic factors are those arising from transistor devices whereas the extrinsic ones include asymmetries in other parts of circuit such as wire length, feed-in and feed-out resistors. While the even-order distortion terms are also induced by factors such as single-ended input and output of a doublebalanced mixer [I I] in addition to mismatch, only effects originating from intrinsic transistor mismatch are considered in this study.
This paper introduces a theoretical analysis of &match effects on CMOS double-balance mixer. The model used to characterize MOSFET mismatch will be presented in Section II.
The effects of mismatch effects on the input V-I converter and switch pairs are discussed in Section 111. Fig. 1 . Double-balanced CMOS mixer.
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11.
MISMATCH MODEL
A MOSFET model is needed for the mismatch study. This 
The values of ihese standard deviations and correlation coefficients can be evaluated by various means [l-51. In this paper, we assume that all of these values have been determined.
ID. MISMATCH ANALYSIS IN h4KER
The operation of a double-balanced mixer can be modeled by the diagram in Fig.2 
Switch stage
A. Mismatch effects on input V-1 converter
Let us tint consider the input V-I converter, as shown in . .
VRF =AvGSl -AvGS2
To express i in terms of vRF , Eq.(6) can be rewritten as
Because the mismatch in parameters is small compared with their values, we can approximate Eq.(7) by Without transistor mismatch, AfR = 0. The even-order term in vanishes. Only odd harmonic terms appear at the output of the V-I converter. Furthermore, as we will prove later, the ideally matched switch pairs in double-balanced mixer will also prevent even-order terms in the input stage from appearing at the output of switch stage.
Equating the first-order and second-order terms in Eq.(8), the second-order intercept point (IIP2) [6] is 1 16 f p 3
IDS
Substituting Eq.(2) into Eq.(9), we obtain the relation between vm2 and the transistor mismatch parameta.
B. Mismatch effects on switch pair
Now let us consider the effects of mismatch on the switch pairs. Without loss of generality, consider only the left switch pair shown in Fig.1 . The output of the RF V-I converter stage is I,,, = IDS1-bias + i ( t ) . We define the switch point of two transistors to be the point when the output differential current (IDs, -ZDs4 ) is zero. To further simplify the analysis, assume that the circuit switches sharply. Thus, in the absence of mismatch, for positive values of the LO voltage, M3 switches ON and M4 switches OFF, and a current equal to IDsl appears in the left branch, In the next half period, the current switches to the right branch. Thus, the output is a square-wave at frequency of GJ,, with no DC value, where OJL0 is the angular frequency of the LO. In the presence of mismatch, a bias voltage is needed to make the output differential current zero. This voltage arises from transistor mismatch and is time-independent if we ignore the effect of temperature. So we can say that the circuit has a DC offset voltage Vofieer [16] . This offset voltage can be calculated
where f ( 0 ) denotes the function in (4).
we can characterize it statistically as follows:
Since the offset voltage arises from manufacture variations,
The transfer characteristic of the switch pair can thus be represented by the superposition of a periodic pulse and a squarewave as showed in Fig.4. [ 171. Transistor mismatch can thus be represented by a skew in the switching time A t . It is determined by the offset voltage Vofset and the slope of the LO voltage S at switching time:
Differential LO voltage
(13) -Vofiet
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Using the symbols n ( t ) and A,@) respectively to represent a square-wave with no DC value at an angular frequency mLo and a periodic pulse with pulse width At and an angular frequency of mL0, and letting io& to be the output current of the doublebalanced mixer in Fig. 1 , we can write iOu as When two close tones at iT,, and a,, are presented at the input of RF V-I converter, the sum and the differential frequencies can be generated at the input of the switch pairs. The non-zero DC term of the mixed output signal in Eq.(l5) will transfer the differential frequencies to the output of the mixer, causing even-order distortion. The IM2 conversion gain and its variance can be calculated as
C . Overall eflects of Cascaded V-I Converter and Switch Pair
So far, the effects of mismatch on RF input V-I converter and switch pair has been discussed separately. To analyze the combined effects of mismatch in each stage, the second-order intermodulation product and the overall conversion gain of the cascaded stages will be examined.
First, consider the second-order intermodulation product. Using the equations we derived in prior sections, we obtain I^ .\
The variance of second-order Atermodulation transconductance is
The overall conversion gain of the desired signal is 1
Gain -'out-desired -G~~~ ,
VRF sw'ich '2
Similar to the calculation in the prior section, the expected value of conversion gain is For a mixer with minimum-length transistors in a 0.8-pm technology, the expected loss in gain is less than 5%. This effect can be alleviated by decreasing Isource, increasing V u , or using larger size transistors in mixer.
IV.
CONCLUSIONS
Processing-induced mismatch in CMOS double-balanced mixer can cause adverse effects such as DC feedthrough, decrease in IIP2, and the reduction in conversion gain. A relation between the variances of the mismatch parameters and the mismatch effects on the mixer has been presented. This model can provide estimates of the needed degree of transistor matching.
